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PREFACE 
The rapidly increasing number of applications of logic 
c i rcuits makes the silicon controlled rectifier logic block 
of particular interest at this time. This study has pro-
vided for me , as I hope i t wi l l f or the reader, an i nsight 
into the pr i ncipl es of logi c blocks and the nonlinear cir-
cuit elements of which they are constructedo 
This investigat i on was sponsored by Texas Instruments, 
Incorporated, and I wish to thank them for their generous 
financial assistance by way of the fellowship I received 
as well as the technical help of their engineering staff. 
The encouragement and he l p of my adviser, Dr. H. T. Fristoe, 
during this study as well as i n the classroom has been in-
deed valuable. I would a l so like to thank Dr. W. L. Hughes 
who helped i n the final preparation of this paper. 
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CHAPTER I 
INTRODUCTION 
It has been said that the silicon controlled rectifier 
introduced the renaissance of the control era. Certainly 
this device has many applications in the control of large a-
mounts of electrical power. Its small size and giant power 
handling capability have eliminated the bulky rotating ma-
chinery necessary to supply power to d.c. motors and the 
large reostats used for light dimmers. Position and speed 
control systems using the efficient silicon controlled rec-
tifier are presently under development. This solid state 
device is also used in many situations where electromagnetic 
relays were previously used. 
As the silicon controlled rectifier is well suited to 
control large electrical loads, perhaps it is reasonable to 
investigate methods of utilizing this device in equipment 
exercising control on a smaller scale. Logic circuits are 
examples of such equipment. However, other more compelling 
reasons suggest the application of the silicon controlled 
rectifier to logic circuitry. It has several prominent 
characteristics that are similar to other electronic devices 
(e.g., the transistor, thyratron, and solid state rectifier) 
used in switching or logic circuits. These similarities 
1 
will be pointed out at the appropriate time. 
The general purpose of the project reported in this 
thesis is to study applications of the silicon controlled 
rectifier to logic or switching circuits. Two specific ob-
jectives were outlined in the early stages of the study. 
These are: 1. Develop and study the feasibility of binary 
logic blocks using the silicon controlled rectifier. 
2. Optimize the design of the logic circuits for speed, 
temperature stability, and component tolerance. It will be 
pointed out in the body of the thesis below that the inher-
ent characteristics of the silicon controlled rectifier, as 
well as certain restrictions placed on the electrical para-
meters of the units presently available, have severely 
limited the practicability of this type of logic block. 
These limitations have forced the consideration of a new 
switching circuit, the alternate mode logic circuit. 
The presentation of material in this thesis is in much 
the same sequence as the various stages of the study. 
First» logic circuits are discussed with emphasis on the 
electrical requirements of the NOR logic block. A descrip-
tion of switching circuits previously developed is included 
here. The second topic is a study of the characteristics 
of the silicon controlled rectifier. With this background 
the third step is to explore various logic circuit arrange-
ments suggested by wo:rk done in the past. These we shall 
call direct mode logic blocks. It soon became obvious that 
conventional logic circuitry would not easily adapt to the 
2 
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silicon controlled rectifier, and the fourth phase of the 
program was initiated. Thus the fourth section of the 
thesis describes and discusses the alternate mode logic 
circuit. In the conclusion of this thesis a general evalua-
tion is made of the feasibility of using the silicon con-
trolled rectifier in logic circuits. 
CHAPTER II 
LOGIC CIRCUITS 
Logic circuits are becoming increasingly important in 
all areas of electronics. One well known application is the 
general purpose electronic computer. Large machines may 
also be controlled by logic circuits. 
Consider the following hypothetical application of a 
simple logic circuit. It is necessary to provide a safety 
control for the firing of a rocket carrying a man into space. 
The safety control must not allow the rocket to fire until 
the astronaut is ready nor while the fuel pumps are pumping 
fuel into the storage tanks on the rocket. When the astro-
naut is ready and the fuel tanks are full, the project di-
rector presses a button and the motors start. A logic 
circuit using three electromagnetic relays could easily 
provide the necessary control. In the diagram shown below 
the contacts of the relays are connected in series, and 
when all contacts are closed the rocket motors fire. A 
switch indicating the astronaut is ready closes the contacts 
of relay number 1. When the fuel pump is turned off, the 
coil of relay number 2 is de-energized and its contacts 
close. Note here that the absence of an electrical signal 
provi des the necessary swi tching function. The third r el ay 
4 
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Fig. 1 Rocket Safety Control 
is controlled by a button on the project director's instru-
ment panel and is pressed to fire the rocket. , 
The circuit has performed the function described by the 
following sentence. The rocket motor fires when the astro-
naut is ready and the fuel pump motors are not running and 
the project director gives the signal. This electric cir-
cuit may be called a logic circuit. We define a logic cir-
cuit as an electrical connection of elementary systems 
arranged to provide an output signal when the necessary 
signals (more properly stated, valid information) are present 
at the input. 
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Boolean Algebra 
George Boole, in 1854, introduced an algebra of logic 
that expresses the relation between the required validity 
of the input information and the outputo 1 As an example of 
Boolean algebra let us again consider the rocket safety con-
trolo Let A indicate the astronaut is ready and A in-
dicate he is not ready. In the same manner P will indi-
cate the fuel pumps are on while P will indicate offo If 
the project director's firing switch is open, we will say 
he is not ready and indicate this by D D will indicate 
the firing switch has been closedo At the time the logic 
sentence stated above becomes valid, we want the control 
circuit to produce an output to fire the rocket, symbolized 
by F . In Boolean algebra notation we write: 
F=AxPxD Eqo 1 
The rocket the the fuel the direct-
motor when astronaut and pump is and or presses 
fires is ready not on the buttono 
Note than when xis interpreted as the connective, AND, the 
Boolean algebra expression corresponds to the logic sentence 
written below it. This algebraic expression is to the en-
gineer a wiring formula that fixes the connection between 
the elementary switching circuits or logic blocks necessary 
to form the output signal. 
1George Boole, The Laws of Thought (Chicago, 1940), 
p O 24. 
7 
A complete or highly rigorous discussion of Boolean 
algebra will not be presented here. However, certain basic 
principles are necessary for an understanding of the appli-
cation of the logic block. We will see how one function, 
the NOR function » can perform all of the Boolean operations. 
The importance of this fact is that the silicon controlled 
rectifier can be adapted to perform the NOR function. 
The algebra of logic is said to have been developed by 
philosophers in the nineteenth century who were attempting 
to reduce logic to a mathematical science. 2 As the philo-
sopher attempts to reduce every situation to true or false, 
the Boolean algebra is the algebra of variables having only 
two values. Note that in the hypothetical situation pre-
sented previously the astronaut was either ready or not 
ready; the fuel pumps were either on or off. Similarly 
logic circuits utilize only double valued variables. A re-
lay contact» for example , is either open or closed, and a 
voltage is at either an up or a down level. Since there are 
only two integers in the base two number system, logic cir-
cuits may be used to handle numbers greater than two expres-
sed in the base two number system. Using one of a number of 
simil ar binary schemes, an electronic computer can handle 
algebraic functions of a multiple valued variable as well as 
2Rene A. Higonnet and Rene A. Grea, Logical Design of 
Electrical Circui ts (New York, 1958), p.8. 
very large numberso3 
We will represent the two distinct values of the var-
iable A by A and A • We have seen that A can indi-
cate the astronaut is ready, while A can indicate he is 
unready. Such a variable might represent any other double 
valued conditiono Often in the literature a portion of the 
area of a square represents all statements of a particular 
kind. This representation is called a Venn diagramo4 As 
this interpretation lends itself to the illustration of the 
principles of the Boolean algebra, we shall consider several 
examples. 
The first square below represents the set of all state-
ments under consideration and is called the universal set or 
referential. Let us consider the statements of a particular 
kind A represented by the shaded area in Figo 2. The 
other value of the variable A is the unshaded area indi-
cated by A , called NOT A or the complement of A ; it 
represents all statements different from A o The selection 
of a second group of statements B , having a common prop-
erty indicated by the dotted area in Figo 3, does not in 
any way change the areas previously called A and A • 
Note that the variable B also has two values B and B 
in the universal set. 
3R. K. Richards~ Arithmetic Operations in Digital Com-
puters (New York~ 1958), p. 177 ff. 
4Ivan Flores, Computer Logic (Englewood Cliffs, 1960), 
p. 1320 
A 
Fig. 2 
Diagram of 
A and A 
Fig. 3 
Diagram of 
A and B 
Fig. 4 
Diagram of 
A+ Band AX B 
We may now illustrate the Boolean operations+ and x. 
9 
These symbols should not be confused with their arithmetic 
counterparts, as they are not exactly parallel. The func-
tion A+ B is called the logical sum and is interpreted to 
include all statements of type A ORB , represented by the 
entire shaded area in Fig. 4. It may be said that state-
ments of either type A OR type B lie in the set of 
statements A+ B. The+ operation is called the OR opera-
tion. 
The function Ax B is called a logical product and 
in this case includes all statements that qualify to be of 
type A AND B • This is represented geometrically in 
Fig. 4 as the dark shaded area. Since this function in-
cluded statements of type A AND B , the x operation is 
called the AND operation. 
The following theorems are proved in several places.5 
5Montgomery Phister, Logical Design of Digital Comput-
ers (New York, 1959), pp. 31~45. 
10 
We shall state the more important theorems of Boolean alge-
bra and illustrate them by using the Venn diagram. The two 
operations logical sum and logical product were illustrated 
with two variables. The same operations on one variable 
give the following results: 
Theorem I 
Theorem II 
A + A = A 
A X A = A 
The first statement may be illustrated by saying that the 
logical sum of the set of statements of type A OR the 
set of statements of type A is a set of statements con-
taining type A only. Similarly, the second statement is 
interpreted as a logical product of the set of statements 
of type A AND the set of statements of type A , which is 
a set containing all of the statements of type A • Anoth-
er important theorem dealing with only one variable states 
that: 
Theorem III (--r-) = A 
This theorem may be readily verified by observing that in 
Fig. 2 all of the statements that are NOT of the type NOT A 
are of the type A • 
An important theorem dealing with two variables states 
that: 
Theorem IV A+ (AX B) = A 
Fig. 5 illustrates the fact that the set of statements of 
tAXB 
#A+(AXB) 
Fig. 5 Diagram of 
A + (AX B) 
Fig. 6 
Diagram of 
Theorem V 
type A AND B joined by a logical sum with statements of 
type A is the set A • 
DeMorganvs theorem is the following function involv-
ing two variables: 
Theorem V A + B = A X B 
11 
Note that the area representing statements NOT of type A 
ORB in Fig. 6 is identical to the area designated by the 
logical product of statements A AND B. This theorem is 
an illustration of a general rule for any number of vari-
ablesj which states that the complement of a function is 
equal to a function obtained by changing all+ signs to X, 
all x signs to+ ~ and replacing each variable in the ori-
ginal function by its complement. For example: 
A + B x C = A X B + C Eq. 2 
To illustrate a Boolean function let us again consider 
the safety control circuit for the rocket. Recall that the 
12 
functional equation is: 
A X P X D = F Eq. 1 
Since each of the statements corresponding to a variable 
can be true or false , let us represent a true statement by 
a 1 and a false statement by a O. The following table con-
tains all of the possible combinations of true and false 
statements. 
TABLE I 
TRUTH TABLE FOR EQUATION 1 
A p D F 
0 0 0 0 
0 0 1 0 
0 1 0 0 
0 1 1 0 
1 0 0 0 
1 0 1 1 
1 1 0 0 
1 1 1 0 
Note that when P i s false, P must be true since P AND 
P contain all valid statements. Thus when A and D are 
true and P is false, the Boolean function F is true. 
Table I above is often called the truth table of the func-
tion because it indicates the true and false statements 
necessary to make the function true. 
There are sixteen possible functions of two variables.6 
Fig. 7 Diagram of the 
Exclusive OR Function 
The AND function AX B and the OR function A+ B were 
previously illustratedo Of those remaining three are of 
particular importance. The exclusive OR function 
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(AX B) +(AX B) is ill ustrated by the shaded area in 
Fig. 7. This function differs from the OR function since 
it exc l udes al l statements of type A AND B o The exclu-
sive OR is the Boolean function representing the binary ad-
dition of two numbers which we will demonstrate in Chapter 
5. The Peirce function is the expression Ax B and is 
sometimes repr esented by At B (read A peirce B.)7 
Applying DeMorganvs theorem we may write: 
AXB=A+B , Eq. 3 
which i s read NOT, A ORB • The common practice in engin-
eering is to call this important funct i on a NOR function. 8 
6rbid., p. 53. 
?after C. S. Peirce, an American logician. 
8A corresponding NAND function is occasionally referred 
to by engineers. It i~ more properly called the Sheffer 
stroke function 9 A+ B =AI B (read A stroke B.) 
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A primary feature of this function is the fact that the 
other logical operations can be performed by the NOR func-
tion. For example, the variable A peirced with itself 
yields the complement A • 
A t A = A x A = A + A = A Eq. 4 
The AND function is obtained by applying Theorem III in the 
following manner : 
A><B = AXB = A+B=A!B 
= (At A) t (B t B) Eq. 5 
The OR operation can also be performed exclusively by the 
NOR function~ 
A+ B = A +13 =At B =(At B) t (At B) Eq. 6 
Now apply the principles listed above to the rocket safety 
circuit function: 
F = AX PX D = (AX D) X F 
= [( A t A ) ! ( B t B ) ] X P 
= li A + A) t ( B + B) J X [P t p] 
= H A ~ A) i ( B + B ,J • [( A • A) ' ( B t B) J} 
t { [P t P] t [P + P J} E q. 7 
Mathematically this expression is very complicated. We re-
call that the complement of a variable is given by the NOR 
operation on the variableo Using this fact we may substi-
tute above and have: 
F = { [ A ~ B]} t { P} = ( [ A f BJ) ~ { P} , 
1 5 
which is a much simpler function and is suitable for a logic 
circuit design using NOR logic blockso 
The NOR function i s easily performed by logic circuits 
using transistor or vacuum tubeso The property of the NOR 
function that allows it to perform all of the other opera-
tions i s valuable to the logic circuit designero With a 
NOR block he can form any logic circuito It is with good 
reasonj then , that the NOR logic block is called a universal 
logic block, and we place all of the effort in this study on 
the development of the silicon controlled rectifier NOR 
logic block o 
Logic Blocks 
A l ogic bl ock may be defined as an elementary system 
performing a logi cal operation , such as AND , OR , or NOR. 
In some cases logic blocks are referred to as switching 
circuits. More accurately , however, switching occurs with-
in the logic block, as a transistor may switch from the on 
to off condition . 
There are three i mportant reasons for including a dis -
cussion of common logic blocks in our study of the applica-
tion of the silicon controlled rectifier. First, present 
16 
logic circuit techniques will provide a motive for the sug-
gested silicon controlled rectifier circuits. In the sec-
ond place, some insight into the electrical requirements of 
silicon controlled rectifier logi c blocks will be gained. 
Finally this discussion will provide the background for 
comparing the s i licon controlled rectifier logic block with 
other electron devices to determine its practicability. 
Recently a logic block shorthand was developed which 
we will f i nd convenient to use . 9 The more important abbrev-
iations are listed below. 
DLC ~ Diode logic circuit 
TRL - Trans i stor resistor logic 
CML = Current Mode logic 
Diode logic circuits are almost universally accepted as a 
simple ~ efficientj and fast computer component . 10 Their 
pri mary disadvantage i s the fact that a signal deteriorates 
as it passes through each block and must eventually be am-
plifi ed and the wave shape corrected. The signals we shall 
be dealing with may be classified into two types. In a 
circuit utilizing the positive signal convention a true or 
1 statement would be denoted by a positive d.c . voltage lev-
el , while a negative voltage or no voltage at all would 
correspond to a false or O statement. Correspondingly a 
9General Electric Company, Transistor Manual (Syracuse, 
1957), pp. 134- 135. 
10R. K. Richards, Digital Computer Components and Cir-
£Uits(New York, 1957), pp.36-63. ~ ~ 
17 
negative voltage indicates a true statement in a system 
using the negative signal convention" 
A positive signal AND diode logic block and its corre-
sponding truth table are shown in Fig" 80 When both lines 
A and B are at a low or negative voltage, the diodes D1 
and D2 are forward biased and current flows through R • 
. +E A B F 
0 0 0 
0 1 0 
D1 1 0 0 
A --I<}- 1 1 1 
F 
B--
D2 
Fig" 8 AND Diode Logic Block 
The voltage of the output line is at a low level" Even if 
line A i s raised to a high positive voltage , D2 contin-
ues to conduct~ hold i ng the output line at a low voltage; 
diode D1 becomes back biasedo If both lines A and B 
are raised to a high positive level, the output voltage 
will also riseo The up level of the output line indicates 
that both A and B are present on the input. 
Fig. 9 illustrates the OR diode logic block. Note 
that if the negative signal convention is used, the circuit 
18 
A B F 
-E 
0 0 0 
0 1 1 
1 0 1 
1 1 1 
A 
-..-F 
B 
Fig. 9 OR Diode Logic Block 
shown in Fig. 9 becomes an AND block. See Fig . 10. If 
lines A and B are at a hig h level, indicating O, the 
output line will also be up since current will flow through 
diodes D1 and D2 producing a voltage drop across R • 
If the vol tage of line A is reduced to a lower level, 
corresponding to 0 9 diode D2 will continue to conduct and 
the out put line will remain up as before. Making both lines 
A and B suffic i ently negative , however, causes the out-
put voltage to fall to a negative level~ indicating a 1. 
A description of a transistor resistor NOR logic block, 
the most common transistor l ogic operation, follows. 11 A 
detailed discussion would begin with semiconductor or solid 
state theory. However j our purpose is to present the TRL 
block so as to form a background for our discussion of the 
1 111Silicon Transistor Logic Circu its for Industrial 
Systems" Texas Instruments Applic a tion Notes, Feb. 1960, p.4. 
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A B F 
-E 0 0 0 
0 1 0 
1 0 0 
1 1 1 
A 
F 
B 
Figo 10 AND Diode Logic Block 
silicon controlled rectifier logic block. We can illustrate 
the necessary points by thinking of the transistor as a 
three terminal device having characteristics as illustrated 
in Fig o 11 o 
The t ransistor c i rcuit shown in Figo 12 performs the 
NOR operation on vari ables A B j and e . See accom-
panyi ng truth tableo Here we specify the positive signa l 
conventiono The collector and emi tter terminals of the 
transistor are i n series with the collector resistor Re • 
Assuming the load on the output of the stage to be negli-
giblej we can select a current Ie , compute the drop across 
Re , IeRe , and determine the collector-emitter output 
voltage, 
VeE = Vee - IeRe O Eq. 9 
This is plotted as the load line in Fig. 11. Note that the 
input base current determines the collector current and 
A 
B 
C 
~24----...-~-r-~r---.~, 
.::: 
•rl 20 ~~:::__-+:-::;-;c-t---+---, 
+.) 
~ 1 6 11--~..-e:::::J---c-+--+ 
~-; 
I-' g 12 11-i;:;;:;:i;.~-
8 8f:::t==+:=~~-r---i 
V 
Fig. 11 2N702 Transistor 
Collector Characteristics 
v cc=20v 
2N702 
R i -- 3 K ohm 
RB = 15 K ohm 
RC= 1 K ohm 
A 
0 
0 
0 
0 
1 
1 
1 
1 
B 
0 
0 
1 
1 
0 
0 
1 
1 
C 
0 
, 
' 0 
1 
0 
1 
0 
1 
Transistor Re s istor NOR Logic Block 
20 
F 
1 
0 
0 
0 
0 
0 
0 
0 
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output voltage of the circuit. We state now that the br s e 
to emitter input impedance of the transistor is very low, 
about 500 ohms, and very much less than RB . If all the 
inputs A B and C are open, a negative base current 
I B , about 0 . 6 ma will flow. This hold s the trans istor at 
pt,int 1 on the load line and results in an output voltage 
of 20 volts . I f a step of 3.5 volts is applied to infut 
line A , a current of about 500 p a wi ll flow into the base 
of the trans istor, switching its operating point t o 2. The 
low l evel of output volt age corresponds to a O in the truth 
table . A similar voltage on one or a combination of the 
other input lines would hold the transistor in its on c on-
dition in the neighborhood of point 2. 
The speed of the TRL block is a statement of the r ap-
idity with which it switches from off to on and vice versa1 2 
The collector current Ic of the circuit would appear as 
shown in Fig. 13 if a square wave of current were pla ced on 
the input. There are three principal reasons why the col-
lector current does not appear as a perfect square wave. 
1. The collector current flows through the semiconductor 
material via atomic particles of matter. A finite time is 
required for the movement of these particles, much as the 
transit time in a vacuum tube. Thus a current change does 
not occur instantaneously. 
12110yd P. Hunter, ed. Handbook of Semiconductor 
El ectronics by J.C. Logue (New York, 1956), Sec. 15-30. 
I ---1 
: _l~ - - _ 11 _ -
-;--_:_ I - ~ - - -
~Tn~ ~ T0 
- -90% Maxo 
- - 1 o Maxo 
I 
~ 
Fig. 13 Turn-on & Turn-off Times 
of a Transistor 
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2. As with any physical electronic device, certain capaci-
ties are involved which must be charged and discharged as 
the transistor switches from one state to another. 
3. With increasing frequency the decrease in current gain 
of the transistor also changes the shape of the square wave. 
The AND operation may be performed by the TRL NOR 
block using the wiring arrangement described by Eq. 5. 1J 
In this circuit (See Fig. 14) an input signal only on line 
A causes the voltage at point 1 to dropj while a voltage 
at point 2 remains up. The up level at either point 1 or 
2 sets transistor 3 full on and places t he output line F 
13Texas Instruments Application Notes , po 4. 
A .-Jvv\ 
B-
A 
B 
Vee 
(j) Vee A B 
0 0 
0 1 
1 0 F=AXB 
-
1 1 
Vee 
-C· , 
-· 
VB 
VB 
Fig. 14 AND Logic Circuit Using TRL Block 
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at a low level. Fig. 15 shows an OR circuit constructed 
from TRL NOR blocks. 14 
The logic blocks we have discussed thus far may be 
classified as voltage mode logic. This denotes the fact 
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that the input was observed to be true or false by the ma~-
nitude of the voltage. In 1955, a paper prepared by Beter, 
Bradley, Brown, and Rubinoff indicated that a current could 
be t hought of as carrying logic information. 15 This tech-
nique of logic block design is known as current mode logic, 
abbreviated CML. While the placement of components in a 
CML block may resemble the previously discussed TRL, the 
action is quite different. Here the transistor is biased 
from a constant current source. Its effective change in 
resistance with changing base drive serves to switch the 
current through the transistor or through the load or fol-
lowing logic block. The voltage excursion at the output 
is very small and a 1 or a O is indicated by the presence 
or non-presence» respectively, of a current at the point. 
NOR and NAND current mode logic blocks are illustrated in 
Fig. 16. 
Electrical Requirements 
The first objective of this study was to determine the 
14Ibid. 
15w. E. Bradley et al., "Surface Barrier Transistor 
Computing Circuits/' IRE Convention Record, Part IV, pp. 139~ 
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feasibility of logic blocks using the silicon controlled 
rectifier. To prepare for the evaluation to follow, we 
need to outline the basic requirements of a logic block. 
1. Universalitv of the Logic Block . From the material pre-
sented previously one sees that a great number of NOR logic 
blocks would be used in even a simple counting device, per-
haps several hundred or several thousand. It is desirable, 
from this standpoint , to have a universal logic block, in 
other words, a logic block that may he connected with other 
logic blocks in a variety of ways without designing each 
s eparate stage. There are two considerations here. First, 
voltages and impedances must be considered to assure effi-
cient 9 reliable operation of the circuit under the adverse 
effects of component tolerance and power supply fluctua-
tions . The second limitation is more important to our dis-
cussion . In most applications logic blocks with several in-
put and output lines are required, and it is often difficult 
to provide the logic circuit requirements and to continue to 
meet the electrical qualifications listed as the first con-
sideration. Mr. J.C. Logue, writing in the Handbook of 
Semi conductor Electronics, makes the following statemerrt: 
It has been found from experience 
that, if an amplifier or logic block 
can drive at least three other ampli-
fiers ~it can be satisfactorily used in 
a computing system. If it can drive 
only t wo others, the design of the 
computing system becomes difficult. 
If it can drive only one other ampli-
fier, it is practically imposy~ble to 
use it in a computing system. 
In addition many recently developed logic circuits utili ze 
blocks having as many as ten input and output lines. 
2. Reliability of the Logic Block. A high speed computer 
or control system functioning in a defense network must be 
highly reliable. Thus each individual component or logic 
block must be carefully designe d to prevent failure. 
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Errors may be caused in solid state logic circuits due to 
temperature changes 1 as well as conventional component 
failures. Many considerationsj such as speed and low power 
consumption, require voltage levels and signal changes to 
be small . Since the characteristics of transistors and 
diodes are very sensitive to temperature, the output volt-
age of a NOR circuit may erroneously indicate a 0 1 if the 
circuit is improperly stabilized. 
3. Component Count. The number of components required to 
perform a logical operation is important to the design en-
gineer for two reasons. First, the number of components is 
a direct indication of relative cost of the system. In the 
second placej the probability of errors in construction as 
well as the possibility of component failure will rise as 
the number of components increases. 
4. Logic Block Switching Speed. For the electronic com-
puter to multiply two 10 digit numbers in one millisecond 
to one hundred microsecondsj its logic circuitry must oper-
ate extremely fast. Switching speeds on the order of a 
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microsecond are frequently required. On the other hand, 
some computing systems such as business machines operate at 
much slower speeds . In some cases logical operations at the 
rate of sixty cycles per second are adequate. 
5. Power Requirements. Much of the work in logical con-
trol systems has aimed at reducing the size and power re-
quirements of the components, This would be of prime im-
portance in a satellite. In many cases, however, weight 
and power requirement s are relatively unimportant. For 
example , the few hundred watts required by a control system 
would be insignificant in comparison to the thousands of 
kilowatts that the motors in a steel mill require, 
CHAPTER III 
THE SILICON CONTROLLED RECTIFIER 
Characteristics 
The sol i d state theory of the silicon control led rec -
tifier has been presented in detail in other placeso 17 
Because we are dealing with the circuit applications of the 
dev i ce, we are not directly concerned with the theory of 
the internal conduction mechanismo Thus a discussion of 
the terminal characteristics will provide the background 
necessary for this study, and the atomic action will be 
presented only where necessary. Often the name silicon 
controlled rectifier is abbreviated SCR; we shall use this 
notationo 
The schematic symbol for the silicon controlled recti-
fier is shown in Fig. 17a. The device is constructed of 
four layers of semiconductor material arranged, as shown in 
Fig. 17b, in alternate P type and N type layers. 
The characteristics of the SCR are often explained18 
17r. M. Mackintosh, "The Electrical Characteristics of 
Silicon PNPN Triodes," Proceedings of the IRE, XLVI (1958), 
1229=1235. 
18Jo Mo Goldey, "PNPN Switches- Diodes and Triodes,'' 
Control Engineering, October 28, 1960, ppo 101-104. 
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using a two-transistor analogyo We note that the four lay-
er structure shown in Fig. 17b can be separated into the 
two three layer groups shown in Fig. 18. The three l ayer 
group on the right may be thought of a s a PNP transistor, 
while the layers on the left resemble an NPN transistor . 
The collector base and emitter regions of the transistor 
are labe led . The junctions in the analogous transistor ar -
rangement are numbered to correspond to the junctions of 
the four layer structure. If a positive voltage is applied 
to t he anode lead in Fig. 18, junction J 1 and J 3 will 
be forward biased, while junction J 2 will be r everse bi-
ased. This corresponds to the common emitter operation of 
each of the transistors. 
The current gain for ea ch transistor is shown in 
Fig. 18. The current ac ross the junction J 2 will be com-
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posed of three parts, the hole current in the PNP transis-
tor I~1 , the electron current in the NPN transistor I~2 , 
and the leakage current Ic:o typical of the reverse biased 
junction J 2 . As this ~urrent is equal to the current I 
in the external circuit, we have: 
Eq. 10 
Thi s can be rewritten in the form: 
1co 
Eq. 11 
The importance of this result may be seen by considering the 
increase in I as cl.. 1 + cx 2 approaches unity. This is in 
fact the action that takes place in the SCR. 
The current gain o<. of a transistor is a function of 
the emitter current as shown in Fig. 19. 
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Fig. 19 Current Gain~ as a Function 
of Emitter Current 
As the anode-cathode voltage of the SCR is increased, the 
current I increases only slightly at first. However, as 
I increases, the oZ I s also increase causing an additional 
increase in I • At some value of anode voltage, called 
breakover voltage BVF, this action becomes unstable and 
the current I increases until it is essentially limited 
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only by the external circuit resistance. To illustrate this 
action a plot of the current through the SCR as a function 
of the voltage across it is shown in Fig. 20a. If the po-
larity of the voltage applied to the device is increased , 
junctions J1 and J 3 will be reverse biased. The volt-
ampere characteristic of the SCR in this condition is shown 
in Fig. 20b; it is similar to a reverse biased diode. 
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Since cA. i s a function of the emitter current, a cur-
rent flowing from the gate to the cathode or the emitter of 
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the NPN transistor will increase~ 2 • Thus a current i nto 
the gate can also cause the SCR to switch to a conducting 
state. The effect of increasing the gate current IG is 
shown by the family of forward volt-ampere curves in Fig. 
21b. 
The gate current required to fire the SCR in the ele-
mentary circuit shown in Fig. 21a can be determined by 
graphi cal analysis. A load line of slope 1/Ra is plotted 
from point Ea on the ordinate to point Ea/Ra on the ab-
scissa axis as shown in Fig. 21b. 
IQ 
---
IH 
Anode Current 
-=-E 
-=- g (b) 
(a) 
Fig. 21 Gate Turn-on Characteristic of SCR 
If the gate current i s zero when t he anode voltage is ap-
pliedi a small current I1 will flow and the circuit will 
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stabilize at point Ao If gate current equal to IG3 is 
applied, it will cause the circuit to switch to point B . 
At this point the current through the SCR and Ra are e-
qual, and the sum of the voltages across the SCR and Ra 
equals the applied voltage Ea • If the gate current is re-
moved , IG = 0 , the circuit will continue to operate at 
point B since the anode current I has increased su f f i-
c iently t o cause ~, + ~ 2 = 1 • Any method for reducing 
d1 + ~ 2 to a low value will cause the SCR to switch to the 
high impedance state, point A 0 A large current 1GO 
flowing out of the gate lead will reduce the number of car= 
riers crossing junction J3 and thus, reducing d2 
' 
will 
switch the SCR to point A 0 In addition, if the current 
I is momentarily reduced to zero, the device will switch 
to the high impedance state. Consequently, removing the 
voltage Ea momentarily or shorting the circuit around the 
SCR wil l turn the unit off. 
It should be mentioned at this time that an anode cur-
rent IH (called the holding current) exists, below which 
~ 1 +~ 2 is not large enough to hold the device in the 
conducting or on state. This current corresponds to the 
point IH in Fig. 20a and Fig. 21b. The magnitude of the 
holding current is very sensitive to temperature. 
The gate to cathod~ connection through the silicon 
controlled rectifier includes the PN junction J 3 • For 
this reason t he gate and cathode terminals have a diode 
volt ampere characteristic when no anode current exists. 
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This characteristic is shown in Fig. 22. On the other hand, 
if the SCR is conducting, junction J3 will be forward bi-
ased by the carrier flow across it. If a small negative 
volt age is now applied to the gate, the junction will ap-
pear as a relatively low non-linear resistance. When a 
suffic i ently large reverse gate current flows, a large por -
tion of the carriers from the P r egion of t he SCR will be 
removed. The SCR wi l l swi tch off 1 a nd t he gate ca t hode 
vo l t ampere curve will switch f r om po i nt A to B • See 
Fig. 22. 
SCR Conducting 
SCR Not Conducting 
B 
Fig. 22 Gate Cathode Volt - Ampere 
Characteristic of SCR 
It ha s been found that by pl acing a r esistanc e of a-
bout 1000 ohms i n par a llel wit h the gate - cathode junction , 
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the reliability of the SCR can be improved. This resis-
tance shunts part of the current that would flow across J3, 
thus reducing the sensitivity of ol. 2 with respect to gate 
and anode currents. In terms of SCR parameters this resis-
tance increases the breakover voltage BVF and increases 
the forward gate current required to turn the SCR on. 
Recently Texas Instruments, Inc. has built this shunt ing re-
sistance into the semiconductor structure. 
In addition to the parameters previously definedj two 
other terms will be important in our discussion of direct 
mode logic blocks. We define the forward current gain to 
be the ratio of the maximum forward anode current of the SCR 
in the conducting state to the gate current required to 
switch the unit on. The reverse current gain, on the other 
hand j is the ratio of the anode current gain which can be 
switched off to the reverse gate current required to switch 
the SCR off. 
Transient Behavior 
The trans i ent characteristics of the silicon control-
led rectifier are similar to those of the transistor. How-
ever~ additional consideration must be given to the turn~ 
off mechanism. 19 A circuit which might be used to deter-
mine the response of the silicon controlled rectifier is 
19walt Matzen ~ Switchi ng Time of NPNP Triodes (Texas 
Instruments 1 Inc. Memorandum.) 
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shown in Fig. 23. The step of anode voltage, Ea< BVF , 
is applied, followed by the gate signal. After the silicon 
controlled rectifier has switched to the conducting state, 
the gate signal is removed. As the anode voltage dro ps to 
zero the device will turn off. The relative timing of the 
anode and gate voltages is shown in Fig. 24. The shape of 
the anode current with the prescribed input is shown in 
sketch c. 
Fig. 23 SCR Transient 
Test Circuit 
(a) 
( b) 
( C) 
(1) 
IID I , 
~ ii I 
Fig. 24 Transient Re-
sponse of SCR 
The delay time Td is the time after the . gate signal 
is applied during which the SCR is relatively inactive. 
The time required for the current to rise from 1o% to 9o% 
of its final va l ue is called the rise time Tr • The total 
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turn-on time Tn is the sum of the delay time and the r i se 
time. The finite turn-on time is due principally to the 
time required for the carriers to distribute themselves in 
the base regions of the PNPN structure. The turn-on ti~e 
of the silicon controlled rectifier is important to the 
proper operatj on of the alternate mode logic block and will 
be discussed in more de t ail in Chapter 5. 
While the silicon controlled rectifier is in the con-
duct ing statej the base regions are heavily s aturated with 
minority carriers . After the anode voltage is removed, the 
junction J2 will remain forward biased for a short time 
while the carriers distribute themselves in the crysta lline 
structure . The time during which J 2 is forward biased is 
called the storage time Ts • The fall time Tr is the 
time required for the carriers to return to the steady state 
condi tion. The total turn-off time T0 is l a rgely a func-
tion of the anode current present before turn-off. Turn-
off time is generally 5 to 10 microseconds. 
Ratings 
The ratings of several commercial silicon control l ed 
rectifiers are presented in Table II. Only the parameters 
which are considered to be important to this discussion are 
listed. It should be noted that units having higher for-
ward and reverse breakdown voltages than thos e listed are 
available in the 2N159, 2N160, and TI-1 series. The TI-116 
and the corresponding series have the built in gate-ca thode 
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shunting resistance described previously. Note also the 
higher gate current required to turn this series on, due to 
the shunting resistance. 
As with all solid state devices, the principal limit to 
the power handling capacity of the SCR is the temperature of 
the semiconductor material. The upper limits to the power 
dissipated in the silicon controlled rectifier will, in gen-
eral~ be of little concern in this discussion. Certainly 
the power required by a logic block must be as small as 
possible if hundreds of them are to be connected in a con-
trol circuit. 
The turn-on and turn-off current gains for several 
units are listed in Table III. The turn-off characteristics 
for the last three units are not listed on the manufacturers 
specification sheet. Tests of the gate turn-off character-
istics of a TI-118 unit were made in the laboratory, and the 
results are shown in Fig. 25. The turn-off current gain for 
this unit is 1 .87 with an anode current of 15 ma. 
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TABLE II 
RATINGS OF TYPICAL SILICON CONTROLLED RECTIFIERS 
Type BVF BVR IFmax IGmax IGT IGO IFS IH 
volts amps milliamps 
TI=010 60 60 1 100 5 5 10 C: .J 
TI.~025 60 60 1 100 10 10 25 10 
TI=050 60 60 1 100 20 20 50 25 
2N1595 60 60 1 100 10* 25 
2N1600 60 60 3 100 1 O* 25 
TI -1 16 240 240 1 100 50 50 
*1000 ohm gate shunt resistance 
Abbreviations used above; 
BVF - minimum forward breakdown voltage at 1 25° (C 
BVR - minimum reverse breakdown voltage at 25'c 
IF - maxi mum average rectified forward current at so· c 
IG - maximum forward gate current at 1 25° C 
1GT - maximum gate current to trigger at 25° C 
1GO -· maximum gate current to switch off at 25'c 
IFS - maximum anode current for gate switching off 
at 25°c 
IH - maximum holding current at 25°C 
TABLE III 
TURN-ON AND TURN-OFF CURRENT GAIN OF SEVERAL SCR 1 S 
Type Turn-on Turn-off 
Current Gain Current Gain 
TI-010 200 2 
TI-025 100 2.~ TI - 050 50 2. 
2N1 595 100 
2N1600 300 
TI-116 20 
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CHAPTER IV 
THE DIRECT MODE LOGIC BLOCK 
The three proposed silicon controlled rectifier logic 
blocks discussed in this chapter are classified as direct 
mode logic blockso This terminology implies that the input 
signal to the logic block determines the output directly 
and immediately. Later we shall contrast this to an ar -
rangement, called the alternate mode, in which the output 
of the logic block will be valid only at a specific time. 
We shall consider three types of SCR NOR logic blocks in 
this section, the reverse gate bias logic block, the hold-
ing current logic block, and the capacitor coupled logic 
block. 
Reverse Gate Bias Logic Circuit 
The reverse gate bias logic circuit utilizes a current 
flowing out of the gate to switch the SCR off. ' Consider 
the circuit and associated truth table shown in Fig. 26. 
Let us assume lines A and B are both open (or Oo) The 
gate bias circuit Rg and Eg is arranged to provide suf-
ficient reverse gat e current to turn the device off when it 
is conducting o The anode- cathode impedance of the SCR in 
the off condition is very much greater than the anode re-
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s i stance Ra and practically all of the anode voltage will 
appear at the output E0 , indicating 1. If sufficient 
current is driven into either line A or B or both, the 
device will be turned on and the output voltage will dr op 
t o a l ow level , indicating a 0. 
A B F 
(a) 0 0 1 
0 1 0 
F 1 0 0 1 1 0 
A 
B--i':t 
( b) 
~Eg 
Fig. 26 Reverse Gate Bias NOR Logic Block 
We observe that the only time a 1 is present on the 
output line i s when A and B are both zero. This is 
indicated i n the truth table. The Boolean function 
F = A X B Eq . 12 
corr esponds to this situation . This f unction was defi ned 
previously t o be the vuniver sal ' NOR function , and thus the 
logic block is a NOR logic block . 
Two of the requirements of l ogic bl ocks discussed in 
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Chapter II are important here. These are: 1. The logic 
block must be of universal design. In other words, a cir-
cuit with fixed component values must fit anywhere in the 
logic system. 2. To be useful in a logic circuit de s i gn a 
logic block must have three or more input and output lines. 
An analysis of the reverse gate voltage logic block will 
proceed on the basis of these r e quirements. 
Consider the two NOR logic blocks, one driving t he 
other 1 shown in Fig. 27. 
Ea 
D, 
F A D.i 
SCR-2 
D.;1 Rg C 
=r=. Eg 
Fig. 27 Reverse Gate Bias NOR Logic Circuit 
The elements Rg 
' 
Ra 
' 
a nd Eg play the same role a s 
Fig. 26 . The diode n, serves to isol ate t he anode of 
SCR no . 1 from other logic blocks connected to lines B 
a nd C 0 The actua l specification of circuit parameters 
very simple. Let us consider the TI - 0 25 . Th i s unit is 
in 
is 
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specified in Table II as requiring a maximum of 10 ma r e -
verse gate current to switch off 25 ma anode current. We 
begin the design by selecting an anode supply of 25 volts. 
Since the specifications do not guarantee that a reverse 
gate current of 10 ma will switch off anode current in ex-
cess of 25 ma, and since, as we shall see later, it is de-
sirable to design the circuit to operate into a maximum 
load, we specify an anode current of 25 ma. Thus R must 
a 
be 1 k ohm. A 10 ma reverse gate bias is required to turn 
the 25 ma anode current off. If we select Eg to be 10 
volts, Rg will be fixed at 1 k ohm. We have neglected 
the gate to cathode impedance, about 50 ohms, in series 
with the 1000 ohm resistance Rg. 
All of the component values have been specified on the 
basis of the reverse gate current required to turn the de-
vice off with no voltage present at A, B, or C • This 
would be the case if SCR no. 1 and similarly connected SCRVs 
at B and C were in the conducting state. Now assume 
SCR no. 1 to be turned off. As the potential at point A 
is increased, the forward gate current must be sufficient 
to turn SCR no.2 on. An equivalent circuit for this action 
is shown in Fig. 28. The loop current equations are: 
25 + 10 = i1 ( 1000 + 1000) - i2(1000) Eq. 13 
10 = =i1 ( 1000) + i2(1050) Eq. 14 
Solving these we find that the forward gate current i2 is 
Ra=1 Kohm 
25v 
Re= 50 ohm 
g=10v 
Fig. 28 Equivalent Circuit of Reverse 
Gate Bias Logic Circuit 
46 
13.6 ma. As the maximum gate current required to turn the 
device on is 10 ma 1 our circuit design will fit universally 
with other logic blocks of the same typeo Thus the require-
ment above is satisfied . 
On the other hand~ it should be not ed that an addition-
al load paralleling the gate circuit of SCR no. 2 would re-
duce the voltage at point A o Consequently, the fo rward 
gate current i 2 would be reducedo If the additional load 
is a gat e bias circuit similar to the one discussed here, 
the forward gate current into SCR no. 2 will be decreased 
by some 50% 0 Thus the current would not be l arge enough tc 
turn SCR no. 2 on . It is evident that this r evers e gat e 
voltage circuit can provide only one output line ; this f a ct 
was termed ' practically impossible to use in a comput ing 
system' i n Chapter II. Thus the second requirement above 
is not satisfied. 
This limiting factor can be overcome with a higher 
gate turn-off gain. As the turn-off gain is i ncreased, 
the bias resistance Rg can be increased; thus the load 
on SCR no . 1 i s reduced. Several more output l i nes could 
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then be handled by one logic block , and t his SCR NOR l ogic 
block would be practical for applications in control and 
comput i ng equi pment. 
Capacitor Coupled Logic Block 
A capacitor coupled NOR logic block was devised and i s 
discussed briefl y here. A circuit diagram illustrating 
this connection is shown in Fig. 29. 
SCR- 1 
B 
Fi g . 29 Capacitor Coupled NOR Logic Block 
The capacitor and gat e r esis t anc e of the SCR act as a dif-
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ferentiating circuit. If a square wave of voltage is ap-
plied to the capacitor terminal, a current will flow into 
the gate as the capacitor charges up, turning the device on. 
When the voltage at the input falls, the capacitor will dis-
charge and a reverse gate current will flow. This reverse 
current will serve to turn the SCR off if sufficient energy 
has been stored in the capacitor . 
It is impractical to provide for more than one input 
line to this circuit. Consider the anodes of each of two 
SCR Vs to be connected to the input lines A and B as 
shown in Fig. 29. Let us assume that SCR no. 1 is off and 
SCR 1 s no. 2 and 3 are conducting. If we desire to switch 
SCR no. 1 on , we could, for example, turn unit no. 2 off, 
thus applying a step of voltage at point A. The diffi-
culty here lies in the fact that point B is held at 
ground potential and capacitor c2 shunts a majority of 
the "turn-on" current pulse to ground. In addition to a 
limit of one input, the number of output lines this circuit 
can drive is restricted. This problem is similar to the one 
outlined for the reverse gate logic block. If two output 
lines are driving similar SCR capacitor coupled logic blocks , 
the anode resistance of the device must be lowered to allow 
pulses of current having sufficient magnitude to flow into 
each gate circuit. On the other hand, when the "driver" 
SCR is turned on, it must also carry additional current due 
to the reduced anode impedance . The result is that this 
unit will not switch off. Since the capacitor coupled NOR 
logi c block is restricted to one input and one output li11e, 
it does not meet the requirements discussed previously. 
Holding Current Logic Block 
We noted in the d i scussion of the reverse biased and 
capacitor coupled logic blocks the problems as s ociated with 
t urni ng the s i licon controlled r ectifier off. We recall 
f rom Chapter III that i f the anode current of the devi ce is 
below a certain level, called the holding current, t he SCR 
will turn off when the gate signal is removed. It is nat-
ural to attempt to utilize this characteristic in the de-
sign of a direct mode logic block. 
Fig. 30 Hol di ng Current NOR Logic Block 
A circuit diagram of a holding current NOR l ogic block 
is shown in Fig. 30 . The minimum holding current IH of 
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the SCR is assumed to be known. Values of Ra and Ea are 
selected to allow an anode current smaller than IH to 
flow when the SCR is on. For example, assume the holding 
current is 12 ma; an anode current of 10 ma would be low 
enough to assure that the device would turn off when the 
gate signal is removed. The output of this circuit would be 
connected through an isolating diode to the gate of the fol -
lowing logic block. When the SCR is switched off, the anode 
potential will rise and a current will flow into the gate of 
the following unit, turning it on. Note that the value of 
Ra and Ea fix the anode current below the level of the 
holding current; thus the maximum current that can flow in 
the output circuit when the SCR is off is less than the 
holding current of the device. 
The maximum output current available from the logic 
block again limits the number of output lines. Often the 
gate driving current for an SCR is only slightly less than 
the holding current. Production distributions of gate 
currents a nd holding currents are shown in Fig. 31 and 32 . 
The gate current level shown is the maximum gate current re -
quired to turn the SCR on. It can be seen from Fig. 32 tha t 
present manufa cturi ng me thods do not yield s i licon cont r ol-
led rectifi ers having a high holding current. In addition, 
Fig . 32 shows the reduction in holding current with increas-
ing temperature. The logic block was designed to oper ate 
wi th an anode current of 10 ma . If the t emper a ture of the 
SCR were increased to 150°C, the holding current would drop 
to around 9 ma and the device would not turn off with the 
removal of the gate signal. The holding current NOR block 
is more sensitive to changes in temperature than the other 
direct logic blocks. 
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Evaluation of the Direct Mode Logic Blocks 
A restriction common to all of the direct mode logic 
blocks is the limit of one output line. According to the 
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requirements outlined in Chapter II this is wholly unsatis-
factory. The holding current design is restricted to one 
output line by the minimum holding current of the device 
and the maximum gate current to trigger the following stage. 
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The capacitor coupled and reverse gate bias logic blocks 
are restricted to one output line by the maximum anode cur-
rent which can be switched off by a reverse gate current. 
However, both of these restrictions can be controlled by the 
design of the device. 
Compared to the other SCR arrangements, the holding 
current NOR circuit is highly sensitive to temperature. 
While the forward and reverse gate currents required to 
trigger the SCR in the other circuits are sensitive to temp-
eraturej the required current levels decrease with increas-
ing temperature, actually improving the circuit operation in 
some cases. Because an increase in temperature may cause 
the holding current logic circuit to become inoperative, it 
is impractical. 
The limit to the number of input lines of the capacitor 
coupled logic circuit is unsatisfactory. This difficulty 
could be eliminated if higher turn-off and turn-on gains 
were practical. On the other hand, the action of the cap-
acitor coupled logic block is unsound from a reliability 
standpo i nt. After the SCR has been switched on by the ap-
plied signalj no forward gate current is present to main-
tain the unit in the on state. The ability of the SCR to 
continue to conduct with no signal applied is used to ad-
vantage in some applications. In a logic circuit design, 
however, this unreliable action would not be satisfactory. 
The reverse gate bias NOR logic block, then, is prob-
ably the most feasible of the direct mode logic circuits. 
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As stated previously this logic block appears to be limit ed 
to one output line. However, when a silicon controlled rec-
tifier with high turn-on and turn-off current gains becomes 
available, this limitation will be eliminated. 
The principal effecct of an increase in temperature on 
the reverse bia s logic block is the increase in leakage cur-
rent through the SCR in the off state. The increase i n 
leakage current is, in effect, a decrea se of t he high "off" 
impedance of the device. However, any reas onable change i n 
leakage current will have little effect on the operation of 
the logic block, since the SCR is shunted by the low imped-
ance gate circuit of the following NOR block. As a result, 
the reverse bias arrangement has a very definite on-off 
condition. This highly desirable feature will give improv-
ed reliability in a logic circuit. 
Since silicon controlled rectifiers with high turn-on 
and turn-off current gains are not available in production 
quantities at this time, other logic block arrangements were 
investigated. The next chapter is a discussion of one of 
these 9 the alternate mode logic block. 
CHAPTER V 
THE ALTERNATE MODE LOGIC BLOCK 
The logi c blocks discussed previously were called dir-
ect mode logic blocks. The term direct was used because 
the input signal caused the silicon controlled r ectifier to 
be switched from one state to another. The principal fea-
ture of this operation is the continuous output signal. In 
other words, the output of the circuit indicates the state 
of the input (with regard to the logic function being per-
formed) continuously. The direct mode action is highly de-
sirable where the speed of the logic circuit is of utmost 
importance. However, some of the recent applications of 
logic circuits do not require fast switching times; a few 
even operate at sixty cycle per second switching rates. If 
the speed of the circuit is not important, we might agree 
to look at the output line only at specific times. The 
cond i tion of the output at the time specified would ind i -
cate the condition of the input information during the s ame 
period. This system we call the alternate mode logi c system. 
The Silicon Controlled Rectifier 
Alternate Mode NOR Logic Block 
The difficulty in turning the silicon controlled recti-
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fier off through the gate-cathode circuit was pointed out 
in Chapter IV. Generally, it is much easier to turn the 
SCR off in the anode-cathode circuit. There are two prin-
cipal methods for doing this. 1. Removing the anode volt-
age will switch the SCR to the high impedance state. 2. As 
the SCR has some small internal impedance, a switch or simi-
lar device may shunt the anode current around the SCR, caus-
ing it to switch to the blocking state. The second method 
of turning the SCR off can be eliminated from consideration 
here. It would require an additional SCR or transistor to 
switch the anode current; thus the logic block would, com-
paratively speaking, contain an excessive number of compon-
ents. On the other hand, the first turn-off method, removal 
of anode voltage, merits closer consideration. 
Let us agree to alternately remove and apply the anode 
voltage of the SCR at specific intervals of time and observe 
the output of the logic block only during the period of time 
the anode voltage is applied. A NOR circuit devised to op-
erate on this scheme is shown in Fig . 33. The anode voltage 
generator VA alternately applies and removes the anode 
voltage . Several voltage wave forms coul d be developed by 
the anode generator which would be alternately on and off . 
For example, a square wave would provide the necessary 
change. In Fig. 34 we illustrate the anode voltage wave 
shape and the t imes during which the output of the logic 
block will be valid. Let us take the anode voltage of the 
SCR to be zero at time T0 as indicated. We will as sume 
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Fig. 33 Alternate Mode NOR Logic Block 
the voltage of the input lines A and B to be zero at 
time T1 when the anode voltage rises to the VA level. 
As this voltage is not sufficient to turn the device on 
(VA < BVF) with no gate signal applied, a voltage will ap-
pear at the output during the period T1 to T2 • At some 
time Ta the gate voltage on line A will rise to the lev-
el VG. If this gate voltage rise comes while the anode 
is at a low level, there will be no effect on the output. 
At time T3 
' 
however, the anode voltage will step to the 
level VA and the SCR will switch to the on state. During 
the period T3 to T4 the gate voltage may fall to zero, 
time Tb 
' 
but the SCR will remain on if the anode current 
is greater than the holding current. At time T4 the anode 
voltage will drop, turning the SCR off. The condition of 
the output from time T5 to T6 will again be determined 
Fig. 34 Voltage and Current Waveforms of the 
Alternate Mode NOR Logic Block 
57 
58 
by the signal of line A or B at time T5 • 
Referring to the circuit in Fig. 33 we see that an out-
put appears at F only when lines A and B are in a O or 
"no signal" state. As with the circuits discussed previous-
ly this corresponds to the Boolean function 
F = A x B = A t B 
the NOR function. This alternate mode logic block, then , is 
called a NOR block. 
We have called the signals in Fig. 33 and 34 voltages. 
However we may, using the current mode of operation, call 
the current the signal. As the silicon controlled rectif i-
er is more properly a current control device, this will be 
more convenient. If the anode resistance Ra is very 
large compared to the load, the logic block will be driven 
by essentially a constant current generator. The silicon 
controlled rectifier will serve to switch the current into 
the load if it is off or to the ground if it is turned on. 
Waveform of the Anode Voltage Generator 
At the present time the silicon controlled rectifiers 
available i n production quantitie s are high current devices. 
A gate current from 10 to 20 ma is generally r equired t o 
t ur n the SCR on . As a re sul t, the anode voltage generator 
will be r e quired t o supply a r elatively large amount of pow-
er to the alternate mode logic block. 
We previously assumed t he anode voltage gener a t or t o 
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be a square wave generator. However, the actual wave shnpe 
is relatively unimportant. Since a sine wave can be gener-
ated more easily than a square wave, it is natural to in-
vestigate the possibility of using a high power sine wave 
generator. If a sine wave is used as the anode voltage, 
the SCR will be reverse biased during the negative half of 
the cycle. The insignificant leakage current will have l i t-
tle, if any, effect on the circuit action. The load con-
nected to the anode may present a problem in some cases. 
This will be considered in more detail later. 
Perhaps we could extend the speed of the alternate mode 
logic circuit by shortening the interval during which the 
device is switched off. An investigation of the operation 
of this circuit using a full wave rectified sine wave was 
made. This voltage wave form was found to be satisfactory 
at low repetition rates and if the indtictance and capacity 
of the circuit are negligible. However, as the frequency 
of the applied voltage is increased, the operation becomes 
less reliable. At a sufficiently high frequency the storage 
time of the SCR and any inductance present in the circuit 
(e.g., a transformer in the driving circuit) will prevent 
the anode current from dropping to zero. The SCR will not 
turn off and current will continue to fl ow in the anode-
cathode circui t regardless of the stat e of t he i nput s i gnal . 
For this r eason a full wave anode voltage is not r ecommended; 
we s hall assume a complete sine wave to be used i n t he r e-
mainder of the discussion . 
Analysis of Switching in the 
C 
Alternate Mode Logic Block 
The three direct mode logic blocks discussed in Chap-
ter III were found to be unsatisfactory due to the limited 
number of outputs available from each logic block. The 
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alternate mode logic block, on the other hand, can provide 
several output lines. The number of outputs available from 
the reverse biased block is limited by the anode current 
the reverse gate signal can turn off. As the alternate 
mode logic block does not rely on the reverse gate current 
to turn the SCR off, it is not restricted in this way. The 
limit to the number of output lines the alternate mode log-
ic circuit can drive is set by the maximum anode current of 
the silicon controlled rectifier. When the SCR is switched 
on by a gate signal, the current that would normally flow 
through the load is switched to ground. The silicon con-
trolled rectifier must be capable of carrying this current. 
The number of input lines to the capacitor coupled log-
ic block was limited by the lack of isolation between in-
puts. This problem is avoided in the alternate mode circuit, 
as in the reverse biased block, by isolating each line with 
a diode . This is shown in Fig . 33. The voltage level of 
one input line does not effect the presence of a current in 
another. For example, if a current is driven into line A 
while line B is shorted to ground by a conducting SCR , 
diode D2 will be back biased and the current will flow 
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into the gate of the SCR as required. 
The diodes also serve to prevent reverse current flow 
when the sine wave anode voltage generator swings into the 
negative half cycle. If the gates of the SCR were directly 
connected as the load of a logic block, a reverse gate cur-
rent would flow during the negative half cycle. A large 
current could damage the silicon controlled rectifier. Thus 
the input diodes serve to protect the gate of the SCR from 
damage as well as to isolate the input lines of the logic 
block. 
It is interesting to note the similarity of the input 
connection to the SCR and the diode OR logic circuit shown 
in Fig. a. In fact the action is the same. Tl1e silicon 
controlled rectifier inverts and amplifies the output of the 
OR circuit. 
To this time we have not considered the nature of the 
signals applied to the gate of the silicon controlled rec-
tifier. If the alternate mode NOR logic block is to be con-
sidered a universal logic block, one stage must provide the 
proper signal to drive another stage. We previously c on-
sidered the loading and isolation of the logic block and 
found that the alternate mode logic block performed satis-
factorily. The next important consideration is the timing 
and shape of the applied gate signal. 
The t est circuit shown in Fig . 35 will be used t o il-
l ustrate the voltage a nd current relat i ons of the alternate 
mode NOR logic circuit. Silicon controlled rectifier C is 
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considered to be under test. A load similar to the load of 
an identical logic block is provided by R1 . The first two 
stages of the circuit are arranged to provide a gate signal 
for SCR-C identical to the output signal of an alternate 
mode logic block. 
SCR-A 
L 
Unit Under 
Test 
Fig. 35 Alternate Mode Logic Block Test Circuit 
The voltage and current relations of test unit Care 
shown in Fig. 36. The generator voltage is shown at a 
and the other curves are referenced to this. 
The first two cycles show the current voltage relations 
with no signal applied to the input line of C. Consider 
switch S1 to be open and SCR - A in the high impedance state~ 
I 5 I 
I 
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Fig. 36 Voltage and Current Waveforms of the 
Alternate Mode Logic Block -
Sine Wave Anode Voltage 
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A half sine wave of current shown in b will flow throu gh 
Ra1 
' 
D1 
' 
and the gate of SCR-B. Let us assume the turn-
on current of SCR-B is IGB and the gate current reaches 
this level at times T1 and T3 shown. When the gate cur-
rent rises above IGB SCR-B will turn on and the output 
current of this unit, the gate current to SCR-C, will drop 
to zero as shown in c. As this gate current is insuffi ci-
ent to turn SCR-C on, its anode-cathode current will be ze-
ro (shown in d.) The resulting output current of SCR-C is 
shown in e. 
If switch s1 is closed, the action of the test cir-
cuit will be reversed. SCR-A will short diode n1 to 
ground and no gate current will flow in SCR-B. Since SCR-B 
remains off during the positive half cycle, n2 and the 
gate of unit C carry the current from Ra 2 • This is shown 
in c. If the turn-on current of SCR-C is IGC , it will 
turn on at times T5 and T7 and the anode current shown 
in d will result. Under this condition the current in 
the load R1 is the relatively small current shown in e. 
We consider the gate or input signal as well as the 
output signal to be valid only during the time T1 to T 2 ' 
T3 to T4 
' 
T5 to T ,.-
' 
etc. A signal A at the input di-0 
ode D2 is indicated by the low current level during times 
T1 to T2 and T3 to T4 . see curve c. The output of 
' 
SCR-C carrying a current during the specified times is shown 
in e. Thus the output indicates A • This inversion prop-
erty of the one input NOR logic block was described mathe-
matically in Chapter II. 
We have presented a somewhat idealized picture of the 
circuit operation in Fig. 36. Actually an important prob-
lem regarding the universality of the logic block exists 
and will be discussed below. 
We label the effective impedance of each diode Rd 
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and the impedance of the gate-cathode path through the sili-
con controlled rectifier R 
e 
With good approximation it 
may be assumed that the impedance of the first branch shown 
in Fig. 35, 
Eq. 16 
is equal to the impedance of the second branch, 
Eq. 17 
This is permissible since Ra1 equals Ra 2 , and Ra is 
very much greater than Rd+ Re • 
Let us consider now the action of the circuit if the 
gate current required to turn SCR-B on, IGB , is gr eater 
than IGc • If the switch S1 in Fig. 35 is open, all of 
the current t hrough Ra 1 flows into the gate of SCR- B. At 
time T0 both SCR Vs Band C will be off. As the generator 
voltage increases, equal currents will begin to fl ow in each 
branch of the circuit. After a short period of time the 
current in branch 2 will r each the level of the gat e turn-
on current IGC , and SCR- C will swi tch t o the conducting 
state. Since the turn- on current of SCR-B is gr eater than 
IGc , it will not switch on at this time. At some later 
time, however, the current in branch 1 will have reached 
the level IGB and SCR-B will then switch to the conduct-
ing state. Note that now there is no input and no output 
to the test NOR logic block, SCR-C. This violates the NOR 
logic operation on one variable and the circuit fails. 
In reality this problem is not as serious as it may 
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first appear. A group of silicon controlled rectifiers were 
tested in the laboratory to determine the gate current re-
quired to switch them on in a circuit similar to that in 
Fig. 35. From this group units were selected having I's G 
of 10 ma to 15 ma. The selected units were then placed at 
random in a logic circuit composed of seven blocks. The 
circuit functioned perfectly, despite the fact that several 
of the NOR blocks were preceded by stages having higher 
gate current requirements as described in the previous para-
graph. 
There are two reasons the test circuit functioned prop-
erly. In the first place, the output current of each stage 
is "softened" by the turn-on characteristics of the silicon 
controlled rectifier. And secondly, the relatively l ong 
turn=on t i me of the silicon controlled rectifier may pre-
vent improper switching in certain cases. Both of these 
phenomena will be discussed in detail below. 
The volt-ampere characteristic for a typical TI-11 8 
silicon controlled rectifi er is shown in Fig. 37a. This 
curve differs from that in Fig. 21b since the horizontal 
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and vertical scales have been expanded several times. We 
see from the curve for IG = 10 ma that an anode current 
of about 3 ma flows through the device before it assumes 
the forward blocking state. This causes the output current 
of the SCR-B to be "softened," i.e., does not allow the 
current to reach the level predicted previously. 
The output current we are concerned with is the cur-
rent through the diode n2 and the gate cathode path of 
SCR- C shown in Figo 35. The series combination of the di-
ode and the gate of the following stage is a nonlinear re-
sistance in parallel with the volt-ampere characteristic 
of SCR-Bo The diode and gate volt-ampere characteristic is 
plotted in Figo 37a. Using conventional nonlinear circuit 
graphical analysis technique, we sum the voltage drop across 
each element for a fixed current. The resulting composite 
curve i s shown in Fig. 37ao 
The volt-ampere characteristic for the parallel com-
bination of the SCR and the composite curve is drawn in 
Fig. 37b. This was obtained by selecting a particular 
voltage and summing the current through the SCR and the non-
linear load. 
We have, for this example, selected the anode resist-
ance Ra to be 10 k ohms and the peak anode voltage to be 
150 volts. Note the resistance Ra is very much greater 
than the effective impedance of the parallel combination of 
SCR=B and its load. Thus Ra and Ea may be assumed to 
be a constant current generator. The current of this gen-
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erator is shown in Fig. 37c. Only the first 90° of the cy-
cle is plotted since we are interested in the turn-on char-
acteristic. 
Since SCR~A is assumed to be in the forward blocking 
state ( s1 open), a current identical to the driving cur-
rent descr ibed previously will flow into the gate of SCR-B. 
The voltage across SCR-B and its load is obtained in 
the following manner. For a given angle, say 40°, we ob-
tain the value of the gate and driving current from Fig. 37c. 
We find the corresponding point on the curve in Fig. 37b. 
The voltage across the parallel combination is then read 
from the abscissa and plotted in Fig. 37d. 
The output current, fhe current through diode D1 and 
the gate of SCR- C, is now obtained from the composite curve 
in Fig. 37a and the voltage across the parallel combination. 
The output current i s shown in Fig. 37c. 
The important fact here is that SCR-B has a turn-on 
current of about 11 ma. However, the peak current in the 
output line is seen to be 7.5 ma rather than the 11 ma 
predicted by the ideal picture of the silicon controlled 
rectifier. This specific example indicates that the gat e 
current required to trigger the following logic block could 
have been so% of that of the dr iving circuit, and the sys-
tem would have functioned properly. 
It is difficult to correlate the leakage current of 
the silicon controlled rectifier with the turn-on current 
of the unit. Consequently, it i s also difficult to deter-
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mine the maximum tolerance in gate current that will allow 
universal interchange of NOR logic blocks. However, tests 
on a number of units in the laboratory indicate that if the 
gate switching currents fall within a !1o% range, the alter-
nate mode logic block will operate satisfactorily. 
In addition it may be possible to extend the range of 
the gate current if the finite turn-on delay time of the 
device is utilized. Let us examine in more detail the ac= 
tion of SCR-C in Fig. 35 during the initial part of the cy-
cle. 
Fig. 38a shows the gate current of SCR-C. We note that 
the wave shape has been idealized from that indicated in 
Fig. 37c. However, the fact that the current is not soften-
ed will improve the validity of our analysis. Thus we have 
chosen the "worst case" and shall proceed on this basis. 
The gate current shown in Fig. 38a is · part of a sine 
wave of current between the start of the cycle T0 and the 
time at which SCR-B turns on, T2 • Thus the peak gate 
current in SCR-C~ 1G2 
' 
is given by: 
Ea 
IG2 = sin w T 2 Ra2 + Rd2 + Re 2 
= Eq. 18 
The time T2 is the time at which the current in branch 1 
of Fig. 35 reaches the gate turn-on current IGB of SCR-B. 
This is expressed by the relation: 
(a) 
( b) 
( C) 
( d) 
IH 
11 
1 I 
1' 
1 I 
1 I 
t 1 
Gate Current 
SCR-C 
Anode Driving 
Current 
Output Current 
SCR-C 
Anode Current 
SCR-C 
Figo 38 Effect of SCR Delay Time on 
Alternating Current Mode Logic Block 
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Eq. 19 
However, at time T1< T2 the current in branch 2 is assumed 
to be equal to the turn-on current of SCR-C, IGC • This 
time is given by: 
sin wT 1 
= Eq. 20 
At time T1 silicon controlled rectifier C begins to turn 
on. However, the finite delay time in switching to the con-
ducting state causes the anode current to rise slowly at 
firstj as shown in Fig. 38d. If the anode current shown 
does not reach the holding current level, the device will 
switch off at time T2 when the gate current drops to zero. 
The delay time of the silicon controlled rectifier is 
defined as the t ime required for the anode current to change 
from zero to 10% of i ts final value and is labeled Td in 
Fig. 24. The holdi ng current will generally be much great -
er than 10% of the maximum anode current in this NOR .. logic 
block. Thus we may assume that if 
the silicon controlled r ectifier will not switch on. Re-
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writing Equations 19 and 20 and applying Maclaurin's series 
expansion for the inverse sine, we have: 
T1 = lsin-1 Iac = 1 [IGC + f GC)+ ... ] Eqo 22 
-- -
Ia2 b Ia2 w Ia w 2 
T2 -- 1 . 1 1GB = 1 ~ + 1(IGBJ+ ···] Eq. 23 -sin- r- o Ia1 w w a1 
Thus: 
Since the current ratios are always less than one, we may 
neglect the higher order terms and have: 
Eq. 25 
Thus if the logic block is to function properly: 
Eq. 26 
We stated at the outset of this discussion that we 
would assume the impedance of branch 1 and branch 2 to be 
equalo If this is the case, we see that 
Ia = I 1 a2 
Eq. 27 
and Equation 26 will simplify to: 
IGB - 1ac 
Td ) 
W Ia1 
Eq. 28 
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Equation 28 points up the fact that increasing the current 
Ia and the frequency of the anode driving voltage increases 
the reliability of the alternate mode logic block. 
Laboratory tests of the analysis presented above veri-
fied the theory. However, a significant increase in the 
tolerance of the gate turn-on current sought here was not 
observed. 
The circuit shown in Fig. 39 was set up in the labora-
tory using the equipment listed below. 
Anode _voltage generator 
Hewlett Packard Audio Oscillator - Model 200 AB 
Heath Co. 70 watt Power Amplifier - Model W-6M 
A Hewlett Packard Model 456A a.c. current probe in conjunc-
tion with a Textronix 515A oscilloscope was used to monitor 
the current wave form in the load. Since the input was as-
sumed to be in the O state at all times, the shape of the 
load current wave form indicated whether the logic block was 
functioning properly or not. 
A silicon controlled rectifier having a gate switching 
current of 9.1 ma was used for SCR-C • . Units having gate 
turn=on currents from 11 .75 to 19 ma were tested in the SCR 
posit ion B. 
The silicon controlled rectifier requiring a gate cur-
rent of 11 .75 ma to fire was found to operate at all fre-
quencies from 20 cps to 6 kc with an anode resistance 
of 7 k ohms. Thi s corresponds to the desirable 'universal 
circuit. 1 Since the circuit operated satisfactorily over 
7 k ohm 
1 M ohm 
SCR-B SCR- C 
Textronix 
515 A 
Oscilloscope --
Current 
Probe 
Fig. 39 Alternate Mode Logic Block 
Laboratory Test Circuit 
HP 
200A 
C 
Heath 
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Ow. Amp. 
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a wide frequency range, it was concluded that the delay t ime 
required to switch the unit to the conducting state actually 
had no effect in this case. 
A second unit having an I GB of 13.7 ma was tested, 
and different results were obtained. With Ra1 set at 7 k 
ohms as before the circuit was observed to "mis-fire" at all 
frequencies from 20 cps to 6 kco However, when Ra 2 was 
reduced to 6 k ohms, the result predicted by Equation 26 
was observed. At a low frequency the time T2 - T1 was 
longer than the delay time Td and SCR-C fired, causing 
the logic block to fail to function properly. As the fre-
quency was increased, the time T2 - T1 decreased as pre-
dicted by Equation 250 At a sufficiently high frequency, 
F0 , T2 - T1 was less than the delay time Td and the 
logic block functioned properly. Further tests proved that 
as the driving current increased, the frequency at 
which T2 - T1 was less than Td decreased as indicated 
in Equation 25. The results of the test for two values of 
anode resistance and various anode voltages are shown in 
Table IV. The tests on the other units gave similar result s . 
At the frequency F0 the time T2 - T1 is barely 
less than the delay time Td, and Equation 25 may be used 
to approximate the delay time of the silicon controlled rec -
tifier. The time calculated in this manner is consistent 
20 
with that determined by other methods. 
20Ibid. 
TABLE IV 
ALTERNATING CURRENT MODE DELAY TIME CHARACTERISTICS 
Ra Ra Ea Ia1 I Fo IcBIIa1 Icc/Ia2 Td 2 1 a2 
k ohms vrms ma kc J.lS 
7.0 6.0 100 23. 6 20.2 3.9 0.497 0.450 1 • 92 
7.0 6.0 120 28.2 24.2 3.2 0.416 0.376 1. 99 
7.0 6.o 140 33.0 28.2 2.8 0.356 0.322 1.95 
7.0 6.0 160 37.7 32.2 2.5 0.312 0.282 1 • 91 
7.0 5.5 100 25.7 20.2 0.82 0.457 0.450 1 • 36 
7.0 5.5 120 30.9 24.2 0.72 0.380 0.376 0.89 
7.0 5.5 140 36.0 28 .2 0.65 0.326 0.322 0.98 
7.0 5.5 160 4L2 32.2 0.57 0.286 0.282 1 • 1 2 
The delay time of the silicon controlled rectifier is 
a function of the gate current, the anode voltage, and the 
temperature of the unit. This fact accounts for the varia-
tion in the calculated values since the anode voltage and 
gate current changed during the test. 
78 
As it was necessary to reduce the anode resistance Ra 2 
to observe the delay time effect, no dec is ive conclusions 
can be drawn with regard to an increase in the gate current 
tolerance. To extend this analysis let us assume the delay 
time of the silicon controlled rectifier to be 1 µ sec . 
If we take Ia1 to be 30 ma and IGC t o be 9.1 ma, 
Equation 28 becomes 
or 
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< F ( o. 19 x 1 o-6) + 9. 1 x. 1 o-3 Eq. 30 
Taking the frequency F to be 15 kc, we have: 
< 11.95 ma Eq. 31 
However, the silicon controlled rectifier used in the tests 
above had an IG of 11.75 ma; it was found to function 
properly when Ra 1 = Ra2 at all frequencies. Thus no sig-
nificant increase in the gate current tolerance is realized. 
It is not practical to increase the frequency of the 
anode voltage much above 5 kc since the delay time of the 
silicon controlled rectifier becomes too great a part of 
the cycle. When this happens, the time during which the out-
put is valid becomes very short and the alternate mode logic 
block lacks the necessary reliability. 
An Application of the Alternate Mode 
Logic Block 
A common logic system found in electronic computers is 
the half~adder. 21 The name half-adder is used to indicate 
that only two binary numbers are summed. A full adder, on 
the other hand, is a more complicated system summing two 
21 Flores, pp. 150-152. 
80 
numbers and a carryo The truth table for the binary summa-
tion is indicated in Fig. 40a. 
~ 
ttftt 
( a) (b) 
Fig. 40 Truth Tables for Summation 
of Two Binary Numbers 
Note in Fig. 40b that when 1 and 1 are summed, the result is 
0 with 1 carried to the next placeo The half-adder circuit 
has an output line corresponding to the carryo 
The sum output of the half-adder S may be represent-
ed by the Boolean function: 
S = ( A X B) + ( A X B) 
This is the exclusive OR function described previously. Its 
function may be written in a more suitable form by applying 
DeMorgan's theorem: 
S = (AX B) X (AX B) 
Using Equation 3 we may rewrite the above result using only 
the NOR and complement operation: 
S = (A + B) ~ (A J B) Eq. 34 
The Boolean function, 
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K = A X B Eq. 35 
expresses the proper operation on A and B to produce the 
carry signal. Again applying DeMorgan's theorem and re-
writing the equation in terms of NOR logic, we have: 
K = A + B = A + B 
A block diagram indicating the operation to be perform-
ed on each variable A and B is shown in Fig. 41. Each 
NOR block may now be replaced by an alternate mode NOR logic 
block as shown in Fig. 42. 
This circuit was tested in the laboratory using silicon 
controlled rectifiers of type TI-118. Units having gate 
turn- on currents from 9.0 to 11.0 ma were selected. As-
suming a mean value of gate switching current of 10 ma and 
recognizing that a maximum of two output lines were required, 
the peak anode current for each unit was selected to be 
30 ma. This was found to allow the SCR to fire early in the 
cycle and thus provide sufficient vvalid output' time to 
indicate reliably the state of the output line. An anode 
resistance of 7 k ohms and voltage of 150 vrms was found to 
provide the necessary current peak. 
The output circuit shown in Fig. 42 was devised to indi-
cate the presence of a 1 or a O on the output line. The 
circuit performed exactly as specified by the half-adder 
truth t ables in Fig. 40. 
A--..---1 NO NOR1--........,...., 
i--- s 
B AtB K 
Fig. 41 Block Diagram of Half-Adder 
Ea=210 sin 2rr(1000)t 15k 
Fig. 42 Alternate Mode Logic Block 
Half-Adder Circuit 
CARRY 
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CHAPTER VI 
CONCLUSION 
The main objective of this study, stated i n Chapter I, 
was to investigate the feasibility of a silicon controlled 
rectifier logic blocko It was necessary first, however, to 
define the logic operations to be performed by the logic 
block and discuss the form of logical mathematics, Boolean 
algebrao It was shown in Chapter II that all of the logi-
cal operations could be performed by one function, the NOR 
functiono The NOR logic circuits used in computers and con-
trol equipment were also discussed, and a list of the re-
quirements of a logic block was presented. 
The characteristics and ratings of the silicon control-
led rectifier were presented in Chapter III, followed by a 
discuss ion of several direct mode logic systemso As point-
ed out in Chapter IV the capacitor coupled NOR logic block 
could provide only one output and input line, and the hol d-
ing current logic block had a maximum of one output lineo 
It was indicated there, however, that if silicon controlled 
rectifiers with high turn-on and turn-off gains become com-
mercially available, the reverse gate bias NOR logic block 
could prove to be pract i cal as a solution f or the f i rst ob-
jective o 
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The theory of the alternate mode logic block was pre-
sented in Chapter V. It was described as fulfilling all of 
the requirements of a logic block with the possible excep-
tion of the universality criterion. Subsequently, it was 
shown that if certain restrictions were placed on the charac-
teristics of the silicon controlled rectifier, the alternate 
mode NOR block would be a universal logic block. To illus-
trate an application of the alternate mode NOR logic block, 
a half-adder was described. 
It may be concluded that the alternate mode NOR logic 
block is a feasible solution to the first objective. Sev-
eral f actors influencing the design of this logic block were 
discussed. It was indicated that the upper limit to the 
speed of the operation of this logic block is the delay 
time of the silicon controlled rectifier. 
There are a number of matters associated with the alt-
ernate mode logic block which require additional study. It 
would certainly be useful to determine with more precision 
the range of gate turn-on characteristics of silicon control-
led rectifiers suitable for a universal logic block. In 
addition, a detailed study of the design of the SCR, keeping 
in mind the requirements of this particular application 9 
could lead to a unit that would improve the circuit substan~ 
tiall y. In particular the power requirements of the SCR NOR 
logic block ar e excessive. Sufficiently lowering the gate 
currents required to turn the device on could make the SCR 
logic block comparable in power requirements to the "milli-
85 
watt" transistor circuits. 
One suggestion for future study was that the Zener 
diode might be used in the gate lead of the SCR to increase 
the reliability of the circuit and to utilize units with a 
greater range of gate turn-on currents. 
An alternate mode logic system utilizing a multi-phase 
anode voltage would be another topic for investigation. 
Here the anode voltage of one logic block would lead that 
of the following block. This system could eliminate the 
universality problem of the alternate mode circuit. 
It appears that the alternate mode NOR logic block 
could presently fulfill the need for a reliable medium or 
slow speed logic block. Perhaps, then, at some future date 
the silicon controlled rectifier will be used to perform the 
logic functions in a machine control system as well as to 
rectify the current to drive the motors of the machine. 
SELECTED BIBLIOGRAPHY 
Boole, George. The Laws of Thought. Chicago: The Open 
Court Publishing Company, 1940. 
Bradley, W. E.; Brown, R. B.; Rubinoff, M.; Beter, R. H. 
"Surface Barrier Transistor Computing Circuits." IRE 
Convention_Record, Part 4. pp. 139-145, 1955. 
Flores, Ivan. Combuter Logic. Englewood Cliffs: 
Hall Inc., 19 O. 
Pr entice-
86 
Gener a l El ectric Company. Transistor Manual. Syracuse: 1959. 
Goldey, J.M. "PNPN Switches - Diodes and Triodes.", Control 
Engineering, VII, 10 (Oct., 1960), 101-104. 
Hogonnet, Rene and Grea, Rene. Logical Design of Electrical 
Circuits. New York: McGraw-Hill, 1958. 
Hunter, Lloyd. Handbook of Semiconductor Electronics. New York : 
McGraw-Hill, 1956. 
Mackintosh , I. M. "The Electrical Characteristics of Silicon 
PNPN Triodes. ?T Proceedings of the IRE, XLVI, (June, 195$), 
pp. 1229-1235. 
Phister, Montgomery. Logical Design of Digital Computers. 
New York : John Wiley and Sons Inc., 1959. 
Richards , R. K. Arithmetic Operations in Digital Computers. 
New York: D. Van Nostrand Company, 1955. 
Richards, R. K. Digital Computer Components and Circuits. 
New York: D. Van Nostrand Company, 1957. 
~~~-,---=-· "Silicon Transistor Logic Circuits for Indust-
rial Systems." Texas Instruments Application Notes, 
(February, 1960). 
VITA 
Louis C. Thomason 
Candidate for the Degree of 
Master of Science 
Thesis: THE SILICON CONTROLLED RECTIFIER LOGIC BLOCK 
Major Field: Electrical Engineering 
Biographical: 
Personal Data: Born on November 26, 1938, in Oklahoma 
City, Oklahoma, the son of Louis C. and Ada Beatrice 
Thomason. 
Education: Attended primary and secondary schools in 
Enid, Oklahomaj and graduated from Enid High School 
in May, 1956; completed requirements for the Degree 
of Bachelor of Science in Electrical Engineering at 
Oklahoma State University in January, 1961; com-
pleted the requirements for the Master of Science 
Degree in August, 1961. 
Experi ence: Employed by Continental Oil Co. as a vaca-
tion helper on a seismograph crew from May to Sep-
tember, 1959; worked for General Electric Company 
as a Summer Engineer, May to September, 1960, spe-
cific assignments included specification of com-
ponents for the power supply of a microwave oven. 
Professional Organi zations: Student member of the In-
stitute of Radio Engineers and the American Inst i -
tute of Electrical Engineers. 
